全部搜索项
sid  ] [  experimental  ]
[ 源代码: yosys  ]

软件包:yosys-abc(0.33-5 以及其他的)

yosys-abc 的相关链接

Screenshot

Debian 的资源:

下载源码包 yosys

维护小组:

外部的资源:

相似软件包:

Sequential Logic Synthesis and Verification Algorithms

ABC is a system for synthesis and verification of binary sequential logic circuits appearing in synchronous hardware designs. It combines scalable logic optimization based on And-Inverter Graphs (AIGs), optimal-delay DAG-based technology mapping for look-up tables and standard cells, and innovative algorithms for sequential synthesis and verification.

This is a fork of berkeley-abc maintained by the YosysHQ team for use in the yosys RTL synthesis framework.

其他与 yosys-abc 有关的软件包

  • 依赖
  • 推荐
  • 建议
  • 增强

下载 yosys-abc

下载可用于所有硬件架构的
硬件架构 版本 软件包大小 安装后大小 文件
ppc64el 0.33-5+b2 5,526.4 kB18,473.0 kB [文件列表]