all options
sid  ] [  experimental  ]
[ Source: yosys  ]

Package: yosys-abc (0.33-5 and others)

Links for yosys-abc

Screenshot

Debian Resources:

Download Source Package yosys:

Maintainers:

External Resources:

Similar packages:

Sequential Logic Synthesis and Verification Algorithms

ABC is a system for synthesis and verification of binary sequential logic circuits appearing in synchronous hardware designs. It combines scalable logic optimization based on And-Inverter Graphs (AIGs), optimal-delay DAG-based technology mapping for look-up tables and standard cells, and innovative algorithms for sequential synthesis and verification.

This is a fork of berkeley-abc maintained by the YosysHQ team for use in the yosys RTL synthesis framework.

Other Packages Related to yosys-abc

  • depends
  • recommends
  • suggests
  • enhances

Download yosys-abc

Download for all available architectures
Architecture Version Package Size Installed Size Files
ppc64el 0.33-5+b2 5,526.4 kB18,473.0 kB [list of files]