源码包:covered(0.7.10-4)
本源码包构建了以下这些二进制包:
- covered
- Verilog code coverage analysis tool
- covered-doc
- Verilog code coverage analysis tool - documentation
其他与 covered 有关的软件包
|
|
-
- adep: debhelper-compat (= 13)
- 软件包暂时不可用
-
- adep: flex
- fast lexical analyzer generator
-
- adep: bison
- YACC-compatible parser generator
-
- adep: gperf
- Perfect hash function generator
-
- adep: tcl-dev
- Tool Command Language (default version) - development files
-
- adep: tk-dev
- Toolkit for Tcl and X11 (default version) - development files
-
- adep: libxft2-dev
- 本虚包由这些包填实: libxft-dev
-
- adep: gplcver (>= 2.12a-1.1)
- Verilog simulator
Download covered
文件 | 大小(单位:kB) | MD5 校验码 |
---|---|---|
covered_0.7.10-4.dsc | 1.8 kB | 26aa6a8108e182371efb5a1f5f8b7618 |
covered_0.7.10.orig.tar.gz | 3,035.4 kB | 7f79e93471546810b166e9104236bda2 |
covered_0.7.10-4.debian.tar.xz | 6.1 kB | 3aba7aeb8b977c3466b36ea9a9d8db66 |
- Debian 软件包源码仓库(VCS:Git)
- https://salsa.debian.org/electronics-team/covered.git
- Debian 软件包源码仓库(可在线浏览)
- https://salsa.debian.org/electronics-team/covered