all options
trixie  ] [  forky  ] [  sid  ]
[ Source: yosys  ]

Package: yosys-abc (0.52-2)

Links for yosys-abc

Screenshot

Debian Resources:

Download Source Package yosys:

Maintainers:

External Resources:

Similar packages:

Sequential Logic Synthesis and Verification Algorithms

ABC is a system for synthesis and verification of binary sequential logic circuits appearing in synchronous hardware designs. It combines scalable logic optimization based on And-Inverter Graphs (AIGs), optimal-delay DAG-based technology mapping for look-up tables and standard cells, and innovative algorithms for sequential synthesis and verification.

This is a fork of berkeley-abc maintained by the YosysHQ team for use in the yosys RTL synthesis framework.

Other Packages Related to yosys-abc

  • depends
  • recommends
  • suggests
  • enhances

Download yosys-abc

Download for all available architectures
Architecture Package Size Installed Size Files
amd64 4,828.6 kB12,925.0 kB [list of files]
arm64 4,271.9 kB12,054.0 kB [list of files]
armhf 4,254.2 kB8,910.0 kB [list of files]
i386 4,902.4 kB13,881.0 kB [list of files]
ppc64el 4,906.7 kB15,382.0 kB [list of files]
riscv64 4,798.1 kB10,774.0 kB [list of files]